- 8 channel with line valid detection circuitry
- Custom DLL design for 1.2 Gbit/sec to 600 MBit/sec input data format support
- Integrated digital block for output data formatting to image data compression IP block
- 90 nm process
26 January, 2021
26 January, 2021